

FIG. 1




FIG. 2




FIG. 3

DST			CPU INSTRUCTION EXECUTION STATE
{2} {1} {0}			ORDINARY INSTRUCTION EXECUTION END (EXECUTION END IN ADDRESS SEQUENCE)
0	0	0	
0	0	1	PC RELATIVE BRANCH INSTRUCTION EXECUTION
0	1	0	PC ABSOLUTE BRANCH INSTRUCTION EXECUTION
0	1	1	IDLE CYCLE
1	0	0	MATCH WITH INSTRUCTION BREAK DURING ORDINARY INSTRUCTION EXECUTION
1	0	1	MATCH WITH INSTRUCTION BREAK DURING PC RELATIVE BRANCH INSTRUCTION EXECUTION
1	1	0	MATCH WITH INSTRUCTION BREAK DURING PC ABSOLUTE BRANCH INSTRUCTION EXECUTION
1	1	1	BREAK SPACE (DEBUGGING MODE)

310

312

OUTPUT DURING ORDINARY OPERATION



OUTPUT DURING REPEATED MATCHES WITH INSTRUCTION BREAKS




FIG. 5




FIG. 6

6/13




FIG. 8




FIG. 9A




FIG. 9B




FIG. 10




FIG. 10 (con't)






FIG. 11A*FIG. 11B*

FIG. 12A




FIG. 12B




FIG. 12C




FIG. 13A




FIG. 13B




FIG. 13C

